

# A New Modular Design for Test and Application PCBs of SAW RF Filters to Ensure Precisely Predictable Filter Characteristics

Horst Bilzer, *Member, IEEE*, Patrick Schuh, *Member, IEEE*, F. Maximilian Pitschi, *Member, IEEE*, and Wolfgang Menzel, *Fellow, IEEE*

**Abstract**—The paper presents the design of an optimized test and application setup for SAW RF filters. These structures have been investigated, including the test-devices, by simulation techniques based on full-wave methods and common SAW simulation methods. In this contribution, the simulation technique will be explained in detail, focussing on the interfaces of the simulation models. Parasitic electromagnetic effects in the test and application setup will be analyzed by simulation and measurement. The paper demonstrates the possibility of accurate performance prediction of SAW RF filters using specially designed test setups in the measurement and an optimized application environment, e.g. in mobile phones. Modular parts for such test setups and the application environment are discussed.

**Index Terms**— simulation methods, SAW, printed circuit board (PCB), measurement setup.

## I. INTRODUCTION

In the RF sections of mobile communication equipment, surface acoustic wave (SAW) radio frequency (RF) filters are key components. Within the past years, the size of the packages has been reduced from a typical form factor of  $5.8 \text{ mm} \times 5.8 \text{ mm}$  to  $1.4 \text{ mm} \times 2.0 \text{ mm}$ . Center frequencies have shifted from 1 GHz to above 2 GHz. At the same time, further functionality has been added to the pure filtering function [1]. Two examples of such additional functions are impedance transformation or balun functionality. Permanent quality enhancements in the field of wireless communication have forced manifold improvements of the filter performance regarding matching, close-in and far-off selectivity, and pass band attenuation.

Manuscript received April 21, 2004. This work was supported by EPCOS AG.

Horst Bilzer is with the University of Ulm, Department of Microwave Techniques, Ulm, 89069 Germany (corresponding author to provide phone: +49-731-50-26376; fax: +49-731-50-26359, bilzer@ieee.org).

Patrick Schuh was with the University of Ulm, Department of Microwave Techniques, Ulm, 89069 Germany. He is now with the EADS, 89077 Ulm, Germany (patrick.schuh@ieee.org).

F. Maximilian Pitschi is with the Epcos AG, 81669 Munich, Germany. (maximilian.pitschi@epcos.com).

Wolfgang Menzel is with the University of Ulm as head of the Department of Microwave Techniques, 89069 Ulm, Germany (wolfgang.menzel@ieee.org).

Furthermore, the design of SAW RF filters is an extremely time critical task, because the life cycle of mobile communication devices is relatively short. The design in a single iteration step is an important issue. Thus, the accurate prediction of the electrical characteristics of SAW RF filter by simulation and the verification of these by measurements has become a prerequisite for their efficient design [2]. Taking into account all relevant effects related to the package and the measurement environment in the simulation models is tedious. Up to now it is still a problem that the measurement environment, in particular the PCB on which the component is soldered for operation, can significantly influence the measured electrical characteristics [3] consequently. All its relevant effects and influences have to be implemented or sufficiently taken into account in the simulation for the filter design.

In [4] the differences in the electrical properties of test and application environment for SAW RF filters have been discussed, leading to a new design for the application environment. Thus, the performance of the filter in the application environment is precisely predictable by measurement results obtained with the test PCB.

This paper will give more detailed information concerning the simulation techniques used to optimize the described geometries. Furthermore a description of problems which appeared during the establishment of the simulation techniques is given. Appropriate solutions are described. Thus, parasitic effects inside a PCB, and the influence of these on the device under test (DUT) will be explained. Additionally all optimized geometries of test and application PCBs for SAW RF filters are shown in detail focussing on the discrepancy between measurement and application environment. The design of the geometries has been optimized towards minimal reflections, minimal feed-through or cross-talk, and minimal losses. Thus, the influence by the electrical characteristics of this PCB on the measured data of a SAW filter is drastically reduced. This is an important advancement in the design of test PCBs which are used to check the agreement of the performance of a SAW RF filter with its specifications.

Sec. II starts with an example comprising a couple of SAW filter setups that emphasizes the potential impact of PCBs on the electrical filter characteristics. Sec. III explains the

developed simulation techniques in two examples. Sec. IV shows strategies to avoid the parasitic effects in PCBs. These focus on the proposal of optimized modular parts for test PCBs. Additionally, Sec. IV explains a new application PCB with results being given in Sec. V. Sec. VI summarizes and concludes the paper.

## II. POTENTIAL PARASITIC EFFECTS IN THE PACKAGE AND THE PCB

Fig. 1 shows the measurements of a SAW RF filter mounted on different test setups. These test setups comprise the PCB and the SMA-connectors used to connect the filter to the measurement equipment.




Fig. 1: Comparison of measured insertion loss of the same packaged filter assembled on two different PCBs.

As shown here, the attenuation in the lower and upper stopband is significantly affected by the test-setup. According to these results, it can be assumed that there exists more than one signal path. These parasitic paths can be located in the PCB or in the package, and interaction between these paths is possible (Fig. 2).




Fig. 2: Signal paths inside a setup of PCB, package and chip.

An accurate prediction of the whole setup is only possible with detailed information about the electromagnetic characteristics of its separate parts. For the test setup, for example, information about the transition from connectors to the soldering pad and about crosstalk is necessary. This topic is a serious task for application-near PCBs, as these are often based on very specific multilayer substrates. Fig. 3 shows the crosstalk inside such a multilayer PCB. The strong peaks in the crosstalk characteristic occur due to a resonance phenomenon.

This effect can be suppressed using vias for shielding purpose [5]. The second graph in the diagramm shows the results for a very similar PCB including such vias.




Fig. 3: Full-wave simulation results of two different test PCBs. One shows significant resonance phenomena (solid) at 6.5 and 9 GHz. The other is an improved version with suppressed PCB resonances (dashed).

Many circuits in mobile phones seem to be small compared to the wavelength (roughly 300 mm or 150 mm). So it may be assumed that quasi-static method can be used sufficiently for a simulation [6]. Fig. 4 shows exemplarily that this is not always true, giving the quasi-static and full-wave simulation results for the insertion loss of a packaged SAW filter in the measurement setup. While the performance in the passband is simulated sufficiently well with both methods, a significant discrepancy occurs in the stopbands below and above the passband.




Fig. 4: Measured (dotted), full-wave-simulated (dashed) and quasi-static simulated (solid) insertion loss of a packaged SAW RF filter in the test environment.

Apparently, effects like a high dielectric constant, increased internal line lengths, or more complex coupling due to the complicated structures, which cannot be simulated sufficiently with quasi-static methods, play an increasing role for such circuits. This approach has been proven by another modified simulation of PCB and package, where the electromagnetic coupling between the feedthroughs of the package has been neglected. A comparison of the achieved results to the overall simulation is given in Fig. 5. This clearly demonstrates the




Fig. 5: Comparison of simulated insertion loss for an overall simulation (dashed) and a simulation with neglected electromagnetic coupling between feedthroughs of the package (solid).

necessity for improved simulation tools in order to predict the overall circuit performance accurately in the critical rejection bands, to reduce the number of experimental optimization iterations, and to allow shorter overall design cycles.

The excellent agreement between full-wave simulation and measurement results approves that all electrical properties of the simulated component have been taken into account sufficiently.

### III. SIMULATION TECHNIQUES

#### A. Simulation Tools

For the configuration considered in this paper, two-and-a-half-dimensional solvers basing on the method of moments can only be used with constraints, as this method loses its main advantage and gets computationally very expensive for structures containing vertical interconnects, vias, or bond interconnects.

For the simulation of the discussed complex three-dimensional structures, 3D electromagnetic field simulators based on finite element (FE), finite difference (FD), or finite integration (FI) methods have provided flexible tools, often as time domain (TD) simulators.

Although such methods require a lot of memory and computation time, various improvements have made these tools more practical and indispensable for the design of complex three-dimensional circuits [7, 8].

For SAW chip simulation, techniques according to methods, explained in [9, 10], are used.

#### B. Segmentation of Circuits

For simulation methods using space-discretization, the computational effort increases over-proportionally with the number of mesh cells, into which the circuit has to be discretized for computation. Thus, the circuits are divided into the smallest subcircuits, which can be computed separately. The results for the subcircuits are then combined using network methods. Such a segmentation procedure, however, requires defined interfaces between the different functional

parts, typically reference planes on a transmission line with discrete modes (more general: waveguide type cross sections). This technique cannot be used, if there exist complex electromagnetic field interactions in the separation area.

The setup which is simulated here consists of a multilayer PCB and a package with an integrated circuit in the package. Combining two parts may change the EM environment of one or both parts. For example, a metal package influences the EM field distribution on top of a carrier substrate, leading to wrong results for the combination of the separate calculations.

This phenomenon leads to even worse results when the interface to an MMIC or a SAW circuit has to be defined and consequently, no full-wave simulation of the overall combination of substrate, package, and chip is possible. Fortunately, the integrated circuit often has a metallized backside, connected to the ground structures of the package. Thus, port definition and segmentation seems to be possible. A number of full-wave simulations were done proving that this approach is acceptable.

As a test example, a planar microstrip inductor is used as test circuit. The measurement of the packaged inductor in a test setup is compared to the simulation results achieved by two different segmentations of the same model (Fig. 6). It is shown that the simulation result received from the segmentation, where package and test setup are included in one section, agree very well with the overall measurement. Large deviations appear, if an inappropriate model is selected.




Fig. 6: Measured insertion loss (solid) of the whole setup and insertion loss from full-wave simulations of the differently segmented setup. The segmentations were implemented in an accurate (dotted) and in an inexact way (dashed).

The following example has been chosen in order to verify this segmentation approach by measurements. At first, a single SAW resonator was measured separately placed on a special metal carrier and using on-wafer probing. This device has been chosen as its input reflection coefficient covers a very wide range of values over frequency. Then, parallel to the resonator, the combination of substrate and package was measured as a four-port (once again in a special arrangement). Finally the overall circuit with the resonator placed into the package was measured, too. The overall measurements then were compared with the combined s-parameters from the measurements of the

separate parts (using lumped element bond wire models for their combination).

Fig. 7 shows the input reflexion coefficient of the resonator in a Smith chart. Excellent agreement is shown over the complete frequency range. In the considered frequency range, the input reflexion coefficient passes nearly the complete chart area.




Fig. 7: Input reflection coefficient of packaged SAW resonator from 0.7 GHz to 1.1 GHz. Overall measurement (solid); measurement of PCB/package and SAW resonator as single structures, the combined performance is calculated from the separate measurements (dashed).

### C. Port selection / implementation of “lumped” circuits

As segmentation between carrier PCB and package leads to problems, PCB and package are simulated as a single unit, requiring considerable computational effort. Outer ports can be easily defined as standard planar transmission line ports or coaxial ports at the connectors are included in the simulation model. Inside a package, however, port definition is more complicated.

In reality, there usually exist bond pads to which the chip (MMIC or SAW filter) is connected using bond wires or ribbons. In special cases flip-chip bonding technique is used in order to avoid the spare area needed for classical bonding technique and so increasing the size of the packaged device. Thus, no well defined transmission line for a port definition exist.

Fortunately, most simulation tools include so-called discrete ports based on voltages and currents. In space-discretized time-domain simulators (e.g. FDTD), bond contacts and ground pads, forming the physical nodes of an internal port in a package, are separated by a number of discretization cells.

The discrete port itself is defined as a gap along the edge of a single mesh cell. The connection from the physical node - the bond pad or the ground pad in the simulation - to the port along the edges of the mesh is realized by an ideal, infinitely thin conductor (Fig. 8).

This conductor is formed in the simulation by setting the electrical field along the wire to zero. The conductor generates a parasitic inductance in the simulation, which does not exist in reality.




Fig. 8: Position of a discrete port inside the simulation mesh.

A second parasitic effect in the simulation, connected electrically in parallel to the discrete port, is generated by the parasitic capacitance between the two parallel cell walls at the gap port.

To overcome these parasitic effects there generally exist two different methods. The first approach is based on the suppression of the appearance of the effect. This can be achieved by the usage of a distributed interface [11]. The method described here uses the calculation and compensation of the parasitic effects in a post-processing step. To this end, an effective radius of the mesh edges is computed. From this, an equivalent inductance can be derived which finally is used (with negative sign) to compensate its influence at the respective interconnect [12].

### IV. DESIGN AND OPTIMIZATION OF NEW PCBs

In order to achieve an optimal design of test and application PCBs, the electromagnetic properties of all PCB parts have been precisely investigated. Furthermore, the electrical properties have been optimized towards neutral electrical characteristic of the PCB like:

- minimal reflections,
- minimal feed-through or cross-talk, and
- minimal losses.

Although geometric parameters have been carefully designed, fabrication tolerances result in large spreads and the need for prior verification. The optimized PCB parts described in the following can be combined in a modular approach.

The transition from the SMA connector to the microstrip line has been optimized to cause minimal reflections. Regarding Fig. 9, an improvement of around 20 dB has been obtained in the most relevant frequency range from 1 GHz to 2 GHz.

A variety of different landing areas for the SAW RF filter has to be handled, since the landing areas are designed according to the footprints of the packages as well as to the component's operation mode. In general, a good connection to ground for ground pads and a good shielding between signal pads implies the use of many vias between the top layer and the upper ground plane metallizations. The upper ground metallization is strictly kept solid. Details of such a landing area are shown in Fig. 10.

In another approach, the results gathered in the test PCB optimization have been transferred to a quasi-application PCB, i.e. the PCB in a mobile phone.




Fig. 9: Comparison of simulated return loss for an old (solid) and a new (dash-dotted, design shown in the lower right corner) transition from SMA connector to microstrip line.




Fig. 10: Perspective view of the landing area extracted from a test PCB.

Due to the modified layer stack, the landing area had to be redesigned as described below. It should be noted that the height of the top dielectric layer of  $60\text{ }\mu\text{m}$  is very similar to that of the phone PCBs and thus to the application environment.

The reduction of the layer height requires several changes in the landing area layout. Firstly, in order to achieve a characteristic impedance of the microstrip lines of  $50\text{ }\Omega$ , the line width has to be reduced from  $340\text{ }\mu\text{m}$  to  $100\text{ }\mu\text{m}$ . Secondly, a strong field discontinuity in the signal path is generated by the step in width from the microstrip line to the soldering pad. As a size reduction of the soldering pad is not possible due to the predetermined solder pad size of the SAW component and the positioning tolerances of the pick-and-place machines, an attempt has been made to reduce the effect of the discontinuity at the soldering pads by cutting out the areas in the ground layer immediately below the soldering pads. Thus, the second inner metal layer is used as the actual ground plane below the soldering pad.

Landing area designs for an optimized test PCB and an optimized quasi-application PCB are shown in Fig. 11a and Fig. 11b. As an example, a commonly used ceramic package of  $3\text{ mm} \times 3\text{ mm}$  size has been chosen.

The design aims at a uniform field distribution between the microstrip line and the package within the optimized landing area. In order to avoid field fringing and to guarantee optimal properties of the PCB, both size and position of the cut-out area have to be chosen carefully as indicated below.

The size of the cut-out area has to be realized in a way ensuring that the main part of the electromagnetic field lines




Fig. 11: Simulation models of the optimized test (a) and the new quasi-application (b) environment with mounted ceramic SAW filter package.

below the soldering pad go to the second ground layer. Thus, field components towards the edges of the cut-out in the upper ground layer have to be avoided. An undersized cut-out area will lead to almost unchanged field fringing as without cut-out.

Special focus has to be put on the front edge of the cut-out towards the microstrip. Its position must be chosen close to the soldering pad. Otherwise, an additional microstrip line with high characteristic impedance will be formed unintentionally by cutting away the original ground plane of the microstrip line, altering the properties of the SAW component. The result is a microstrip line of short length with very high characteristic impedance in the signal path, showing inductive behavior.

Another important point during optimization is the provision for an undisturbed current path. Hereto, a sufficient number of vias has to be positioned in the ground structures on top of the PCB in the vicinity of the microstrip lines, as shown in [3].

## V. RESULTS

For the purpose of validation, a SAW RF filter has been simulated and measured on both PCB structures as shown in Fig. 11. In Fig. 12 simulation results of this filter on the previous test PCB and on the new quasi-application PCB are given and compared to the corresponding measurements. The plotted curves indicate excellent agreement of the electrical characteristics with respect to stop-band and pass-band attenuation. Differences between simulation and measurement result from production tolerances of the PCBs.

Thus, the concept of a landing area design for application PCBs, having the same optimized electrical characteristics as on an optimized test PCB, has been proven.




Fig. 12: Comparison of simulated and measured insertion loss of identical filters on an optimized test PCB (solid/ dash-dotted) and a new quasi-application PCB (dotted/ dashed).

## VI. CONCLUSION

The paper has demonstrated a new concept of test PCBs showing that optimized PCBs for testing SAW RF components and optimized application PCBs for operating SAW RF components provide the same performance of the components. It has been proven that this is possible despite the fact that the two environments exhibit considerable physical differences regarding their layer stacks, for instance. The most important prerequisites have been the electrical properties of the PCBs, i.e., that the test PCBs show minimal reflections, minimal cross-talk, and minimal losses. In order to prove the concept, a quasi-application PCB representing the final phone PCB has been designed and evaluated. Therefore, a proposal for the landing area of an application PCB and, thus, for a phone PCB is given and discussed in detail.

## REFERENCES

- [1] Hans Meier, Thomas Baier, and Gerd Riha, "Miniaturization and Advanced Functionalities of SAW Devices," *IEEE Transactions on Microwave Theory and Techniques*, April 2001, Vol. 49, No. 4, pp.743–748.
- [2] C. Finch, X. Yang, T. Wu, and B. Abbott, "Full-Wave Analysis of RF SAW Filter Packaging," *IEEE Ultrasonics Symp. Proc.* 2001, October 2001, Vol. 1, pp. 81–84.
- [3] F. Maximilian Pitschi, Jürgen E. Kiwitt, Karl Ch. Wagner, Horst Bilzer, Patrick Schuh, and Wolfgang Menzel, "An Approach to Accurate Measurements of the Electrical Characteristics of SAW Filters Using Neutral Test Environments," *IEEE Ultrasonics Symp. Proc.*, October 2003, Vol. 1, pp.401–406.
- [4] Horst Bilzer, F. Maximilian Pitschi, Jürgen E. Kiwitt, Karl Ch. Wagner, and Wolfgang Menzel, "Proposal of a New Landing Area for SAW RF Filters in Wireless Applications Ensuring Precisely Predictable Filter Characteristics," *MTT-S Microwave Symposium Digest*, June 2004, Vol. 1, pp. 375–379.
- [5] George. E. Ponchak, Donghoon Chun, Jong-Gwan Yook and Linda P. B. Katehi, "The Use of Metall Filled Via Holes for Improving Isolation in LTCC RF and Wireless Multichip Packages," *IEEE Transactions on Microwave Theory and Techniques*, February 2000, Vol. 23, No. 1, pp. 88–98.
- [6] G. Fischerauer, D. Gogl, R. Weigl, and P. Russer, "Rigorous Modeling of Parasitic Effects in Complex SAW RF Filters," *MTT-S Microwave Symposium Digest*, May 1994, Vol. 2, pp. 1209–1212.
- [7] O. Podebrad, M. Clemens, and T. Weiland, "New Flexible Subgridding for the Finite Integration Technique," *IEEE Transactions on Magnetics*, Vol. 39, No. 3, pp. 1662–1665, May 2003.

- [8] B. Krietenstein, R. Schuhmann, P. Thoma, and T. Weiland, "The Perfect Boundary Approximation Technique Facing the Big Challenge of High Precision Field Computation," *Proc. Of the XIX International Linear Accelerator Conference (LINAC 98)*, Chicago, USA, 1998, pp. 860–862.
- [9] P. Ventura, J. M. Hode, and M. Solal, "A new efficient combined FEM and periodic Green's function formalism for the analysis of periodic SAW structures," *IEEE Ultrasonic Symposium Proc.* 1995, pp. 263–268.
- [10] K. Hashimoto, "Surface Acoustic Wave Devices in Telecommunications – Modelling and Simulation," Springer Verlag, 2000.
- [11] Werner Thiel, and Wolfgang Menzel, "Full-Wave Design and Optimization of mm-Wave Diode-Based Circuits in Finline Technique," *IEEE Transactions on Microwave Theory and Techniques*, December 1999, Vol. 47, No. 12, pp. 2460–2465.
- [12] Patrick Schuh, Horst Bilzer, Wolfgang Menzel, Jürgen Kiwitt, and Maximilian Pitschi, "Full-wave Characterisation of RF Ceramic Packages," *33rd European Microwave Conference Proc.* 2003, pp. 635–638.



**Horst Bilzer** (M'03) received the Dipl.-Ing. degree in electrical engineering from the Technical University of Munich, Munich, Germany in 2000.

At the moment he is pursuing the PhD degree in electrical engineering at the University of Ulm, Department of Microwave Techniques, Ulm, Germany. His research interests focus on packaging, application of full-wave simulation, optimization, and measurement techniques mainly for SAW- and passive components.



**Patrick Schuh** (M'01) received the Dipl.-Ing. degree and the Dr.-Ing. degree in electrical engineering from the University of Ulm, Ulm, Germany, in 1998 and 2003, respectively, and the Masters degree in business administration from the University of Applied Sciences Neu-Ulm, Neu-Ulm, Germany, in 2004.

From 1998 to 2002 he was a Research Assistant with the Microwave Techniques Department, University of Ulm, where he was involved with the analysis and the design of packages for microwave applications, utilising electromagnetic simulations. Since 2002 he has been with the Microwave Factory / Research and Development (R&D), European Aeronautic Defence and Space (EADS) Company Deutschland GmbH, Ulm, Germany. His current area of interest is MMIC and modul design, especially high power amplifiers.



**F. Maximilian Pitschi** (M'01) received the Dipl.-Ing. and Dr.-Ing. degrees, both in Electrical and Computer Engineering, from Munich University of Technology, Germany, in 1993 and 1997, respectively.

He joined the Product Development of the Surface Acoustic Wave (SAW) Components Division of Siemens Matsushita Components GmbH & Co. KG, nowadays EPCOS AG, Munich, Germany, as a doctorate student in 1993 and became a design engineer in 1994 participating and leading several projects focusing on modeling, simulation, and design of SAW reactance filters. During that time, his responsibilities included the development of software tools for the simulation and optimization of SAW reactance filters. In 1998 he became a manager of a group in the Research & Development of EPCOS AG. Since 1999 he has been director of a department in the Research & Development of EPCOS AG being responsible for the electronic design automation (EDA) of SAW and bulk acoustic wave (BAW) components. Special focus has been put on modeling, simulation, and optimization of the electromagnetic effects appearing in SAW and BAW components as well as the accurate measurement of the components. His research interests have been software engineering and electronic design automation (EDA).



**Wolfgang Menzel** (M'89–SM'90–F'01) received the Dipl.-Ing. degree in electrical engineering from the Technical University of Aachen, Aachen, Germany, in 1974, and the Dr.-Ing. degree from the University of Duisburg, Duisburg, Germany, in 1977. From 1979 to 1989, he was with the Millimeter-Wave Department, AEG, Ulm, Germany [now the European Aerospace, Defense, and Space Systems, (EADS)]. From 1980 to 1985, he was Head of the Laboratory for Integrated Millimeter-Wave Circuits. From 1985 to 1989, he was Head

of the entire Millimeter-Wave Department. During that time, his areas of interest included planar integrated circuits (mainly on the basis of fine-line techniques), planar antennas, and systems in the millimeter-wave frequency range. In 1989, he became a Full Professor with the University of Ulm, Ulm, Germany. His current areas of interest are multilayer planar circuits, waveguide filters and components, antennas, millimeter-wave and microwave interconnects and packaging, millimeter-wave application and system aspects. Dr. Menzel is currently an associate editor for the *IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES*. From 1997 to 1999, he was a Distinguished Microwave Lecturer for Microwave/Millimeter Wave Packaging. From 1997 to 2001, he chaired the German IEEE Microwave Theory and Techniques (MTT)/Antennas and Propagation (AP) Chapter.