

High-Efficiency Horn Antenna Using Solder Balls for Seamless Package with Millimeter-Wave 3D Chips

Sanming Hu^{1,2}, Wolfgang Menzel¹, Christian Waldschmidt¹

¹ Institute of Microwave Techniques, Ulm University, Ulm, Germany

² Institute of Microelectronics, A*STAR (Agency for Science, Technology, and Research), Singapore
Email: sanming.hu@ieee.org

Abstract—This paper presents a millimeter-wave (mmWave) horn antenna to be inherently integrated with three-dimensional integrated circuits (3D ICs). Compared with conventional in-package antennas which usually require separate chips or substrates, the designed horn efficiently uses the redundant metal solder balls between two chips/substrates. Therefore, this horn antenna neither occupies an alone chip nor increases the footprint of the 3D module. Different from substrate integrated waveguide horns, it also does not have dielectric filling inside, and subsequently features high efficiency (92%), high gain ($\sim 10\text{dBi}$), as well as wide bandwidth (32GHz) at 135GHz. Moreover, this horn antenna uses a simple solder ball as its feeding to interconnect with ICs. This configuration significantly alleviates the high insertion loss between mmWave antenna and ICs, and realizes their packaging in a seamless way.

Index Terms—3D chip, horn antenna, millimeter-wave, system-in-package, through silicon via, solder ball.

I. INTRODUCTION

Millimeter-wave (mmWave) technology has been attracting world-wide interests from academic, research, and industry communities [1], because it significantly benefits high-speed wireless communication (tens of Gigabit per second or faster), high-resolution imaging, automotive radars, biomedical and military applications, etc.

Recently, many millimeter-wave chips emerge to meet above applications. Nevertheless, some challenging issues exist and slow down the development. One main challenge is that, how to realize a high-performance antenna and efficiently connect it with integrated circuits (ICs) to form a complete mmWave system? A straightforward way is implementing an on-chip antenna to be inherently integrated with circuits on the same chip. This system-on-chip (SoC) approach sounds interesting. Unfortunately, mainly due to the loss silicon substrate with high permittivity ($\epsilon_r = 11.9$), on-chip antennas typically suffer low radiation efficiency ($\sim 10\%$) and low gain ($< 0\text{dBi}$) [2]-[4]. On the other hand, in-package antenna features better performance [1], [5]. But it is challenging to efficiently integrate the antenna with ICs to form a two-dimensional system-in-package (2D SiP). For example, if we use bonding wire to connect antenna with ICs, even its length

is as short as 60 μm , this wire will add high loss up to 25dB at 150GHz [6]. Alternatively, three-dimensional (3D) SiP using through-silicon via (TSV) technology [7]-[8] opens a door to solve the above integration issue. As shown in our previous research [7], TSV pair features low transmission loss within 0.4dB up to $\sim 150\text{GHz}$. Nevertheless, the antenna presented in [8] still has limited efficiency and requires a separate die.

This paper presents a planar horn antenna which has radiation efficiency up to 92% and does not increase chip area or system footprint. In addition, it radiates along the horizontal direction, and therefore greatly facilitates side-by-side communication [9]. Moreover, this antenna with its TSV-based 3D SiP configuration makes it possible to integrate electronics, microelectromechanic system (MEMS), and photonics circuits in a single 3D chip [10].

II. HORN FOR TSV-BASED 3D SiP


Many different antennas have been reported for compact mmWave systems. They are mainly categorized as on-chip antennas and in-package antennas.

A. Reported antennas for SoC and 2D SiP


References [2]-[4] have reviewed on-chip antennas and summarized their advantages and disadvantages. As an example, Fig. 1 (a) shows an antenna inherently integrated with a 60GHz receiver in 90nm CMOS [11]. The whole silicon design has a small chip area of 3.8 mm². However, the antenna still suffers gain of around -2dBi and simulated efficiency of 20%, although it performs better than many other typical on-chip antennas [2]-[4]. This antenna therefore seriously limits the communication distance near 5cm only [11].

Meanwhile, in-package antenna performs much better. Fig. 1 (b) presents IBM's 7dBi cavity-backed folded dipole antennas, which is mounted together with a 60GHz transmitter chip onto a printed circuit board (PCB) [1]. The antenna is designed and fabricated separately, and also occupies a footprint larger than that of the transmitter chip.


We have also designed a wide slot antenna as illustrated in Fig. 1 (c) [8]. The in-house fabricated antenna prototype presents a measured gain near 6dBi. Again, this design still requires additional processes to etch a cavity and then fill it




(a) On-chip antenna for SoC [11]



(b) In-package antenna for 2D SiP [1]



(d) Proposed horn for 3D TSV-based SiP



(c) In-package antenna for 3D TSV-based SiP [8]

Fig. 1. Different on-chip and in-package antennas for mmWave systems. Figs. 1 (a), (b), and (c) are reproduced from references [11], [1], and [8]. Their copyright belongs to IEEE and John Wiley & Sons, respectively.



using other dielectric material. Moreover, it needs a separate chip and locates the top layer where may be reserved for other devices such as sensors.

B. Proposed horn antenna for 3D SiP

To avoid or alleviate above issues, TSV-based 3D SiP provides a good option. TSV technology shows its great potential for numerous applications which range from 3D memory to millimeter-wave system-in-package [8], because the TSV technology not only empowers chips with high capacity, high speed as well as low power consumption, but also facilitates heterogeneous integration of different functional blocks. For example, in the 3D SiP illustrated in Fig. 1 (d), different functional dies which may include electronics, photonics, and even MEMS devices can be fabricated using different processes, and then stacked together using TSVs and microbumps. These stacked dies are then mounted on the organic substrate which works as a passive interposer to match the different-sized balls/bumps used for PCB/silicon dies.

In this 3D SiP, a horn antenna, which typically features high gain and high radiation efficiency, can be simply realized using some redundant metal solder balls between PCB motherboard and organic substrate. Fig. 2 illustrates the detailed configuration of the proposed horn antenna.

Different from the horns reported in [12] and [13], this antenna is formed by neither etching nor micromachining, but only the ordinary metal solder balls. Therefore, the fabrication



(b) [14]

Fig. 2. Detailed configuration of the proposed horn antenna: (a) 3D view and front-side view; and (b) excitation mechanism of the antenna, i.e., using one single ball as a current probe which was studied in [14].




Fig. 3. Simulated E-field distribution and 3D radiation patterns of the horn antenna.




Fig. 4. Simulated performance of the proposed horn antenna: (a) $|S_{11}|$ curve, and (b) boresight gain versus different ball height.

cost of the proposed antenna is significantly reduced, because it does not require any extra process or procedure. This horn antenna also features low loss and high efficiency, because there is only air but no any loss dielectric material filled inside the horn. In addition, one simple solder ball with same size is used to feed the antenna as a current probe [14] and also interconnect with ICs. Moreover, this horn antenna can be seamlessly packaged with ICs to form a full-functional 3D SiP, and does not occupy additional chip or wafer area.

On the other hand, compared with other on-chip and in-package antennas shown in Fig. 1, the proposed horn radiates along the horizontal plane but not the vertical direction. Therefore, it is very suitable for inter-chip communications or other side-by-side applications.

III. RESULTS AND DISCUSSION

A 3D full-wave simulator ANSYS HFSS is used to design and optimize the horn antenna described in the Section II.

Fig. 3 (left) depicts the E-field distribution of the horn antenna. Guided wave with TE_{10} mode is excited in this horn, and then radiated into the free space. Following that, Fig. 3 (right) illustrates the 3D radiation patterns in the far field of this horn antenna. Both these results indicate that, the proposed antenna, which just efficiently uses redundant solder balls between two substrates, performs well and very similarly as a typical H-plane horn.

Fig. 4 (a) presents $|S_{11}|$ curve of the horn antenna. It shows that, the designed horn has a good impedance matching (with




Fig. 5. 3D SiP with higher antenna gain by inserting one or more PCBs to increase horn thickness.

return loss higher than 10dB) from 119 to 151GHz. This wide bandwidth significantly benefits the 3D SiP with ultra-high-speed (tens of Gbps) communication.

Boresight gain of a typical H-plane horn seriously depends on its thickness, i.e., ball height/diameter in this paper. Fig. 4 (b) investigates this variation. When ball height increases from 0.1 to 1mm, boresight gain at 135GHz will vary from 1.3 up to 11.5dBi. For commercial applications, ball height ranging from 0.4 to 0.76mm is affordable by industrial company [15]. To get higher gain or realize a similar antenna at frequencies lower than 135GHz, Fig. 5 presents a new 3D SiP by inserting one more PCB. In this case, the total equivalent ball height, i.e., the thickness of the H-plane horn, will greatly increase.

TABLE I. PERFORMANCE SUMMARY AND COMPARISON OF IN-PACKAGE ANTENNAS

	This Work	MTT 1992 [12]	AP 2009 [13]	MTT 2006 [17]
Antenna Type	Horn	Horn	Horn	Folded dipole
Tech.	Solder balls	16 stacked wafers	Stacked wafers	Flip-chip
Integration with ICs	Seamless	Difficult	Middle	Easy
Added Footprint	NIL	Large	Middle	Small
Antenna Size	8×8×0.7 mm ³	16 wafers	> 20×20×1.4 mm ³	7×11 mm ²
Freq (GHz)	135	12.1	60	60
BW (GHz)	32	N.A.	6.3	6
Gain (dBi)	10.01	18.4	14.4	7
Efficiency	92%	64%	N.A.	~90% (antenna only)

Bumping tolerance is also carefully considered for the horn antenna realization, especially for its feed which is critical and just uses one solder ball. For the ball placement accuracy of around ± 15 μ m which is industrially achievable [16], HFSS

simulation results doesn't show significant variation on the antenna performance.

Table I summarizes the performance of the proposed horn antenna and compares it with some prior arts. In addition, different from the horn antennas using substrate integrated waveguide (SIW) technology [14], the proposed horn doesn't contain loss dielectric inside the waveguide. Therefore, it features higher efficiency than a corresponding SIW horn.

IV. CONCLUSION

This paper describes a horn antenna with high gain, high radiation efficiency, and wide bandwidth, operating at mmWave frequency which is beyond 100GHz. Without requiring any additional die, chip area, or process, this horn antenna can be seamlessly packaged with mmWave ICs and other functional blocks to form a hybrid integrated 3D SiP. The idea presented in this paper, i.e., using solder balls to form antennas, is also very promising to realize helix antennas with circular polarization, inductors with high Q factor, and filters with low insertion loss.

REFERENCES

- [1] D. Liu, B. Gaucher, U. Pfeiffer, and J. Grzyb, *Advanced Millimeter-wave Technologies*, UK: John Wiley & Sons, 2009.
- [2] H. M. Cheema and A. Shamim, "The last barrier: on-chip antennas," *IEEE Microwave Magazine*, vol. 14, no. 1, pp.79-91, Jan.-Feb. 2013.
- [3] F. Gutierrez, S. Agarwal, K. Parrish, and T. S. Rappaport, "On-chip integrated antenna structures in CMOS for 60 GHz WPAN systems," *IEEE J. Select. Area Commun.*, vol. 27, no. 8, pp. 1367-1378, Oct. 2009.
- [4] K. K. O, K. Kim, B. A. Floyd, J. L. Mehta, et al, "On-chip antennas in silicon ICs and their application," *IEEE Trans. Electron Devices*, vol. 52, no. 7, pp. 1312-1322, Jul. 2005.
- [5] Y. P. Zhang and D. X. Liu, "Antenna-on-chip and antenna-in-package solutions to highly-integrated millimeter-wave devices for wireless communications (invited)," *IEEE Trans. Antennas Propagat.*, pp.2830-2841, vol. 57, no. 10, Oct. 2009.
- [6] J. Li, Y. Z. Xiong, S. Hu, W. L. Goh, D. Hou, and W. Wu, "Performance analysis on millimeter-wave bonding-wire interconnection," *IEEE Electrical Design of Advanced Package & Systems Symposium (EDAPS)*, pp.113-116, Dec. 7 - 9, 2010, Singapore.
- [7] S. Hu, L. Wang, Y. Z. Xiong, T. G. Lim, B. Zhang, J. Shi, and X. Yuan, "TSV technology for millimeter-wave and terahertz design and applications," *IEEE Trans. Comp. Packag. Manuf. Tech.*, vol. 1, no. 2, pp. 260-267, Feb. 2011.
- [8] S. Hu, Y. Z. Xiong, L. Wang, R. Li, J. Shi, and T. G. Lim, "Compact high-gain mmWave antenna for TSV-based system-in-package application," *IEEE Trans. Comp. Packag. Manuf. Tech.*, vol. 2, no. 5, pp. 841-846, May 2012.
- [9] R. Suga, H. Nakano, Y. Hirachi, J. Hirokawa, and M. Ando, "Cost-effective 60-GHz antenna package with end-fire radiation for wireless file-transfer system," *IEEE Trans. Microw. Theory Tech.*, vol. 58, no. 12, pp. 3989-3995, Dec. 2010.
- [10] K. W. Lee, A. Noriki, K. Kiyoyama, T. Fukushima, T. Tanaka, and M. K. Katti, "Three-dimensional hybrid integration technology of CMOS, MEMS, and photonics circuits for optoelectronic heterogeneous integration systems," *IEEE Trans. Electron Devices*, vol. 58, no. 3, pp. 748-757, Mar. 2011.
- [11] K. Kang, F. Lin, D. D. Pham, J. Brinkhoff, C. H. Heng, Y. X. Guo, and X. Yuan, "A 60-GHz OOK receiver with an on-chip antenna in 90nm CMOS," *IEEE J. Solid-State Circuits*, vol. 45, no. 9, Sep. 2010.

- [12] G. V. Eleftheriades and G. M. Rebeiz, "High-gain step-profiled integrated diagonal horn-antennas," *IEEE Transactions on Microwave Theory and Techniques*, pp.801-805, Vol. 40, No.5, May. 1992.
- [13] B. Pan, Y. Li, G. E. Ponchak, J. Papapolymerou, and M. M. Tentzeris, "A 60-GHz CPW-fed high-gain and broadband integrated horn antenna," *IEEE Transactions on Antennas and Propagation*, pp.1050-1056, Vol. 57, No. 4, Apr. 2009.
- [14] D. Deslandes and K. Wu, "Analysis and design of current probe transition from grounded coplanar to substrate integrated rectangular waveguides," *IEEE Transactions on Microwave Theory and Techniques*, pp.2487-2494, Vol. 53, No.8, Aug. 2005.
- [15] http://www.pactech.com/index.php?option=com_content&view=article&id=35&Itemid=58, "Solder bumping," retrieved on 08 October 2013.
- [16] S. Andrew, T. Teutsch, A. Scheffler, T. Oppert, G. Azdasht, and E. Zakei, "WLCSP and flip chip bumping technologies," 33rd IEEE/CPMT International Symposium on Electronic Manufacturing Technology, pp.1-9, 4-6 Nov. 2008.
- [17] U. R. Pfeiffer, J. Grzyb, D. Liu, B. Gaucher, T. Beukema, B. A. Floyd, and S. K. Reynolds, "A chip-scale packaging technology for 60-GHz wireless chipsets," *IEEE Transactions on Microwave Theory and Techniques*, pp.3387-3397, Vol. 54, No.8, Aug. 2006.